



Europäisches **Patentamt**

European **Patent Office** Office européen des brevets REC'D 0 7 OCT 2003 WIPO PCT

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application conformes à la version described on the following page, as originally filed.

Les documents fixés à cette attestation sont initialement déposée de la demande de brevet européen spécifiée à la page sulvante.

Patentanmeldung Nr. Patent application No. Demande de brevet nº

02079526.6

PRIORITY SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

> Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets p.o.

R C van Dijk





Office européen des brevets

Anmeldung Nr:

Application no.: 02079526.6

Demande no:

Anmeldetag:

Date of filing: 29.10.02

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Koninklijke Philips Electronics N.V. Groenewoudseweg 1 5621 BA Eindhoven PAYS-BAS

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Bi-directional double NMOS switch

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

H03K/

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

10

15

20

25

ロアウ・ウマゴ

21.10.2002

Bi-directional double NMOS switch

29. 10 . 2002



The present invention relates to a semiconductor switch comprising two MOS transistors coupled in an anti-series arrangement, and a gate control circuit coupled to both gates of the MOS transistors.

The present invention also relates to a system comprising two electrical circuits interconnected by the semiconductor switch.

Such a semiconductor switch is known from JP-11195972. The known semiconductor switch comprises two Metal Oxide Semiconductor (MOS) transistors, embodied by P-channel MOS Field Effect Transistors (FET), which are coupled in an antiseries arrangement, whereby the sources of both of these shortly called PMOS transistors are interconnected. The semiconductor switch also comprises a gate control circuit coupled to both gates of the PMOS transistors, which gate control circuit is a gate-source control circuit which is also coupled to the interconnection of the sources. The gate-source control circuit comprises a discharge circuit for discharging electric charges between the gates and sources of the PMOS transistors by allowing inverted control signals to control their respective impedance. This reduces the time for a change in impedance between drain and source of the semiconductor switch. The discharge circuit comprises a resistor, which may need to consume a substantial amount of power requiring a relatively large chip area.

It is a disadvantage of the known semiconductor switch that it requires a comparatively large chip and chip die area.

It is an object of the present invention to provide a bi-directional integrated switch having wide application capabilities, showing an improved conductivity, yet requiring a reduced chip and die area.

Thereto the semiconductor switch according to the invention is characterized in that the MOS transistors are embodied by N-channel MOS transistors, whereof both drains are interconnected, and that the gate control circuit is coupled to the drains interconnection.

10

15

20

25

30

2

It is an advantage of the semiconductor switch according to the present invention that the inventors found that the proposed semiconductor switch topology offers a chip area and chip die size reduction of a factor two. Despite the reduced chip area the conductivity properties of the switch controlled by the gate control circuit acting as a charge pump, were found to be very good. In practice the switch topology is such that the higher the charge pump output voltage at the respective gates of the NMOS transistors is the better the conductivity of the switch as a whole gets. Therefore pumping these gates to higher voltages causes a further reduction of the sizes of the NMOS transistors without a risk of destruction. In addition advantageously a large range of input and output voltages can be allowed between the sources of the NMOS transistors, whereby the sources act as input and output respectively of the switch, thus allowing application of the switch in a wide technical area. Also no large sized power consuming resistors requiring a large chip area are needed in the switch according to the invention.

An embodiment of the semiconductor switch according to the invention is characterized in that semiconductor switch comprises a voltage limiting circuit coupled between the gate and the source of at least one of the transistors.

A very high voltage in the order of several tens of volts at the source of one of the NMOS transistors which could pose the transistors integrity at risk is no longer a threat since the voltage limiting circuit coupled between the gate and the source of at least one of the transistors charges the respective gate to almost the same voltage as the source.

In a further embodiment the semiconductor switch according to the invention is characterized in that the voltage limiting circuit comprises a semiconductor means, preferably a transistor, such as an NMOS transistor or a diode. Implementation of these semiconductor means on a limited IC chip area can be accomplished very cost effective.

A still further embodiment of the semiconductor switch according to the invention is characterized in that the NMOS transistors are Double Diffused NMOS transistors.

Advantageously these so called DMOS transistors are capable of withstanding a medium voltage between source and gate, and even a high voltage between drain and gate without breaking down. This saves the taking of over-voltage protecting measures.

Another embodiment of the semiconductor switch according to the invention is characterized in that the gate control circuit is arranged for performing a two phase gate pumping voltage multiplication operation.

During a first phase of this two phase gate pumping operation a charge is built up, where after in a second phase this charge is added to a further charge to reveal an increased charging voltage to the gates of the NMOS transistors. This increased voltage in turn leads to a wanted high conductivity of the NMOS transistors.

In still another embodiment of the semiconductor switch according to the invention the gate control circuit preferably comprises a switched capacitor means. These means are easy to implement on a limited chip area and their charge delivery can be controlled in order to influence the startup time of the switch.

Yet another embodiment of the semiconductor switch according to the invention is characterized in that the two phase gate pumping voltage multiplication operation has a tunable charge pump frequency around 15-200 KHz, preferably around 50 KHz.

The startup time to charge the gate to an operational voltage can be influenced by tuning the charger pump frequency.

15

20

5

At present the semiconductor switch and system provided therewith, both according to the invention will be elucidated further together with their additional advantages while reference is being made to the appended drawing, wherein similar components are being referred to by means of the same reference numerals. In the drawing:

Fig. 1 shows a functional diagram of possible embodiments of the semiconductor switch according to the present invention;

Fig. 2 shows a detailed operational diagram of the semiconductor switch of Fig. 1; and

25

Fig. 3 shows an outline of a system provided with a semiconductor switch according to the invention.

Fig. 1 shows a functional diagram of a semiconductor switch 1 comprising two N-channel MOS transistors M1 and M2 coupled in an anti-series arrangement. In such an anti-series arrangement the two parasitic intrinsic body diodes D1 and D2 are connected in series with their polarities inverted. Each of the NMOS transistors M1 and M2 has a gate G1, G2, a source S1, S2 and a drain D1, D2 respectively. S1(PIN1) is the input, while S2(PIN2) is the output of the switch 1. The drains D1 and D2 are interconnected. The switch 1 also

10

15

20

25

30

4

comprises a gate control circuit 2, which is coupled to both gates G1 and G2 of the respective transistors M1 and M2, and to the drains interconnection, indicated MID.

The operation of the switch 1, which acts as a bi-directional switch between the sources S1 and S2 is as follows. The gate control circuit 2, hereafter also called the charge pump 2 senses the MID voltage and derives gate voltages such as by means of voltage multiplication which are higher than both the input voltage and the output voltage on S1 and S2 respectively. This is accomplished by the presence and connection of the parasitic diodes D1 and D2. This ensures the ON-state of both transistors M1 and M2. In the OFF-state a low voltage is applied by the charge pump 2 to the gates G1, G2 and/or the drain connection MID, such as to effect a current blocking of the switch 1.

The switch 1 embodied by NMOS transistors M1 and M2 requires a total area which is half the amount of area needed by the prior art. Less than half thereof is required for additional circuitry, including the charge pump 2. The NMOS transistors may be Double Diffused NMOS transistors, also known as DMOS transistors. Such DMOS transistors are capable of withstanding a medium voltage between source and gate and a high voltage between drain and gate, thus not requiring the application of protective circuitry for the transistors M1 or M2.

In a further embodiment the semiconductor switch 1 comprises a voltage limiting circuit, shown in fig.1 as D3, here coupled between the gate G1 and the source S1 of the transistor M1. This way a high positive voltage applied at S1 in particular in the OFF-state of transistor M1 will not destroy M1, since the voltage on G1 will always be the limited voltage value lower than the voltage on input S1. In practice the voltage limiting circuit comprises a semiconductor means, such as a transistor, for example a NMOS transistor or a diode. In the latter case the differing voltage between source and gate will be one diode voltage drop, in the order of 0.6 to 0.8 Volt.

Fig. 2 shows a detailed operational diagram of the semiconductor switch 1. The voltage limiting circuit now is formed by NMOS M3, which may itself be protected against high voltages, such as by means of a zener diode (not shown). The charge pump is the part 2 which is shown in dashed lines. It comprises two semiconductors transitions DP1 and DP2 whose anodes are interconnected, and whose cathodes are connected to controllable switches KS1 and KS2 respectively, both coupled to earth GND. The switches KS1 and KS2 are also coupled to the respective gates G1 and G2 of M1 and M2 through current limiters R1 and R2 respectively. A series arrangement of controllable switches K2 and K1B is connected between MID and GND, and their connection point is coupled to one side of a capacitor

10

15

20

25

30

means C1, whose other side indicated CPO is coupled to the common anodes of diodes DP1 and DP2. Between CPO and GND there is a series arrangement of a controllable switch K1A and a voltage source V1.

The operation of the semiconductor switch 1 of fig. 2 is as follows. In the OFF-state KS1 and KS2 are closed, which means that G1 and G2 are pulled to earth, through R1 and R2 which may both be resistors. If at the one hand input S1 carries a very high voltage, then the parasitic diode in M3 will maintain gate G1 of M1 at Vsource 1 – VM3, thus preventing a too high voltage between G1 and S1, as described above. In that case some current will flow through the diode in M3 and R1, but choosing R1 high enough will allow control of this low current. So no current will flow through M1. If at the other hand input S1 carries a negative voltage M3 will conduct because the gate source voltage is larger than 0 Volt. Then G1 is connected to S1 through M3 and the gate source voltage of M1 is 0 Volt, ensuring that again no current will flow through M1. Finally for a given voltage on source S2 of M2, any positive or negative voltage on S1 will result in absence of current drawn or sourced from S2 to S1. The topology of the switch 1 with respect to both the gates G1, G1 and the drains D1, D2 provides a more efficient Electrostatic Discharge (ESD) path requiring less ESD protection measures.

In the ON-state KS1 and KS2 are open. Now the gates G1 and G2 of M1 and M2 are charged in two phases. When K1A and K1B are closed capacitor means C1 is charged to voltage V1. V1 may be an internal voltage derived from for example the voltage on S1 or S2. Now K1A and K1B are opened and K2 is closed. The charge and polarity of C1 remain unchanged so replacing GND by MID pulls up CPO voltage to VMID + V1. This forms an surplus voltage which will inject through diodes DP1 and DP2 a charge to the gates G1 and G2 of M1 and M2 respectively. This two phase charging pump operation is repeated several times until G1 and G2 are actually charged to a final voltage VMID + V1 - VDP1. This ensured that G1 and G2 are charged to a voltage which is higher than S1 or S2, because VMID has the highest value minus a semiconductor voltage drop. V1 is adjusted to obtain the highest voltage on G1 and G2 and to obtain the best conductivity for the smallest size of the bi-directional semiconductor switch 1. In practice the very efficient charge pump voltage multiplication operation has a tunable charge pump frequency around 15 to several hundreds KHz. In one embodiment the charge pump frequency was around 50 KHz. At 50 KHz about 50 cycles are needed to charge G1 and G2. The switch 1 is then fully activated in around 1 msec. This startup time is tunable by tuning either the charge pump frequency or the charge delivered by C1 at each clock cycle.

Fig. 3 shows an outline of a system 3 provided with a semiconductor switch. The system 3 comprises a first electric circuit 4, here for example formed by a power supply, such as a wall plug adapter, and a second electric circuit 5 using that power, which for example be a battery of a telephone, such as a mobile phone. Both circuits 4 and 5 are isolated through the semiconductor switch 1 and current can be blocked or passed through the switch 1 in one or the other direction. The switch 1 is properly controlled in the OFF-state or the ON-state in a way as described herein above. Of course other electric circuits 4, 5 may be applied as the ones exemplified here. Generally the one circuit provides power and the other circuit uses this power or vise versa.

CLAIMS:

5

10

25

EPO - DG 1

29. 10. 2002



1. A semiconductor switch comprising:

two MOS transistors that are coupled in an anti-series arrangement, and a gate control circuit that is coupled to both gates of the MOS transistors, the MOS transistors being embodied as N-channel MOS transistors, both drains of the MOS transistors being interconnected, and the gate control circuit being coupled to the interconnected drains.

- 2. The semiconductor switch according to claim 1, the semiconductor switch further comprising a voltage limiting circuit that is coupled between the gate and the source of at least one of the MOS transistors.
- 3. The semiconductor switch according to claim 2, wherein the voltage limiting circuit comprises a semiconductor means.
- 4. The semiconductor switch according to claim 3, wherein the semiconductor means is an NMOS transistor.
 - 5. The semiconductor switch according to claim 1, wherein the gate control circuit is arranged to perform a two phase gate pumping voltage multiplication operation.
- 20 6. The semiconductor switch according to claim 6, wherein the gate control circuit comprises a switched capacitor means.
 - 7. The semiconductor switch according to claim 5 or claim 6, wherein the two phase gate pumping voltage multiplication operation has a tunable charge pump frequency around 15-200 KHz, preferably around 50 KHz.
 - 8. A system comprising two electrical circuits, which system comprises a semiconductor switch according to claims 1 or 2, which semiconductor switch is interconnected between the two electrical circuits.

PHNL021077EPP



29, 10, 2002

21.10.2002

ABSTRACT:



A semiconductor switch comprises two NMOS transistors coupled in an antiseries arrangement, and a gate control circuit coupled to both gates of the NMOS transistors. Both drains of the NMOS transistors are interconnected, and the gate control circuit is coupled to the drains interconnection. The required chip area is halved compared to prior art switches. Pumping the gates to higher voltages may causes a further reduction of the sizes of the NMOS transistors. In addition advantageously a large range of input and output voltages can be allowed between the sources of the NMOS transistors, whereby the sources act as input and output respectively of the switch, thus allowing application of the switch in a broad technical field.

8

10

5

Fig. 2

29. 10. 2002






FIG. 1




FIG. 3




FIG. 2



INTERNATIONAL SEARCH REPORT

Réc'd PCT 27 APR 2005

ln

PCT/IB 03/04234

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H03K17/687				
According to	o International Patent Classification (IPC) or to both national classifica	ition and IPC		
	SEARCHED			
Minimum documentation searched (classification system followed by classification symbols) IPC 7 H03K				
Documentat	tion searched other than minimum documentation to the extent that su	uch documents are included in the fields se	arched	
Electronic d	ata base consulted during the International search (name of data bas	se and, where practical, search terms used		
EPO-In	ternal, WPI Data, PAJ			
C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the rele	west person	Delevent to delm ble	
Category	Oralion of document, with moleculon, where appropriate, of the rele	vant passages	Relevant to dalm No.	
х	EP 0 362 080 A (SGS THOMSON		1-4,8	
	MICROELECTRONICS) 4 April 1990 (1990-04-04)		·	
	column 3, line 44 -column 8, line	55		
	column 7, line 58 -column 8, line figures 1,2,4			
Υ	rigures 1,2,4		5-7	
Х	EP 1 079 525 A (EM MICROELECTRONI	C MADIN	1.6	
^	SA) 28 February 2001 (2001-02-28)		1,5	
	column 4, line 50 -column 9, line			
	claim 1; figures 3,4			
Y	EP 1 091 490 A (BOSCH GMBH ROBERT	')	5-7	
	11 April 2001 (2001-04-11) column 3, line 19 -column 5, line	. 19.		
	figure 3	,		
Further documents are listed in the continuation of box C. X Patent family members are listed in annex.				
*Special categories of cited documents: *T* later document published after the international filling date				
	"A" document defining the general state of the art which is not cited to understand the principle or theory underlying the			
	"E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention			
which	filing date document in ballicular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone which is cited to establish the publication date of another which is cited to establish the publication date of another "Y" document of particular relevance; the claimed invention			
'O' docum	ent referring to an oral disclosure, use, exhibition or	cannot be considered to involve an in- document is combined with one or mo	ventive step when the ore other such docu-	
other means ments, such combination being obvious to a person skilled in the art. P' document published prior to the international filing date but later than the priority date claimed.				
later than the priority date claimed *&* document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report				
1	5 December 2003	29/12/2003		
Name and	Name and mailing address of the ISA Authorized officer			
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk				
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Cantarelli, R		



International Application No PCT/IB 03/04234

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0362080 A	04-04-1990	FR 2635930 A1 DE 68910458 D1 DE 68910458 T2 EP 0362080 A1 JP 2119416 A US 5003246 A	02-03-1990 09-12-1993 01-06-1994 04-04-1990 07-05-1990 26-03-1991
EP 1079525 A	28-02-2001	CN 1285657 A EP 1079525 A1 JP 2001111403 A SG 83808 A1 TW 465184 B US 6259306 B1	28-02-2001 28-02-2001 20-04-2001 16-10-2001 21-11-2001 10-07-2001
EP 1091490 A	11-04-2001	DE 19947921 A1 EP 1091490 A2	12-04-2001 11-04-2001

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.